

Notice of References Cited

Application/Control No. 09/273,560

Kandasamy Thangavelu

Applicant(s)/Patent Under Reexamination HASEGAWA, TAKUMI

Art Unit 2123

Page 1 of 1

U.S. PATENT DOCUMENTS

Examiner

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification	
	Α	US-5,274,568	12-1993	Blinne	716	6
	В	US-4,698,760	10-1987	Lembach	716	6
	С	US-				
	D	US-				
	E	US-				
	F	US-				
	G	US-				
	Н	US-				
	ı	US-		,		
	J	US-			ļ <u>.</u> -	.,
	к	US-				
	L	US-				
	М	US-				

FOREIGN PATENT DOCUMENTS

	Document Number Date Country Name Class						
*		Country Code-Number-Kind Code	MM-YYYY Count	Country	Name	Classification	
	N						
	0						
	Р			<u>.</u>			
	Q						
	R						
	s						
	Т						

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Jun, et al. "An accurate and efficient multidelay simulator for MOS Logic Circuits Using Polynomial Approximation", IEEE International Symposium on Circuits and Systems, 1988, Pages 2117-2120.
	v	Edmatsu et al. " Pre-layout calculation specification for CMOS ASIC Libraries", Proceedings of the Asia Pacific Design Automation Conference, Feb 1998, Pages 241-248.
	w	Pratapneni, et al. " Comparison of driver models for the computer aided analysis of Electronic packages", Electircal Performance and Electronic Packaging, Oct 1993, Pages 199-201.
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.